

3/8

500 - 101 cycles 502 500 500 - 101 cycles 502 50.5 cycles 500 SIGNAL 222 SIGNAL 206

HIGH BANDWIDTH PHASE LOCK LOOP **CHENG**

MP0422/CUST. NO.: 23624

+

4/8




FIG. _ 6





FIG. _7

HIGH BANDWIDTH PHASE LOCK LOOP **CHENG** MP0422/CUST. NO.: 23624 5/8 - 800 802-**GENERATE AN OUTPUT HAVING** A CONTROLLABLE FREQUENCY GENERATE ONE OR MORE PHASE 804 SIGNALS DELAYED WITH RESPECT TO THE OUTPUT GENERATE DIGITAL SIGNAL\HAVING 806 ONE OR MORE DIGITAL PULSES BASED ON AN INTEGER DIVISOR **INSERT ADDITIONAL PULSES** 808 BETWEEN THE ONE OR MORE DIGITAL PULSES ACCORDING TO A MULTIPLICATION FACTOR 810 DIVISOR **DIVIDES EVENLY** NO 812-**RE-SAMPLE ONE OR MORE** ADDITIONAL PULSES BASED ON ONE OR MORE PHASE SIGNALS COMPARE DIGITAL SIGNAL TO A 814-**FIXED REFERENCE SIGNAL TO GENERATE AN ERROR SIGNAL** 816-ADJUST THE OUTPUT BASED

FIG. _8

ON THE ERROR SIGNAL

•



7/8




FIG. _ 11

8/8

